High Performance Dynamic CMOS Circuit

-

 

High Performance Dynamic CMOS Circuit:

Domino CMOS Logic:

Domino CMOS logic circuits which are commonly used in high performance microprocessors for their high speed and area characteristics, are highly sensitive to noise as compared to static gates.
Domino logic is a CMOS-based evolution of the dynamic logic techniques based on either PMOS or NMOS transistors. It allows a rail-to-rail logic swing.

A buffer, is a basic logic gate that passes its input, unchanged, to its output. Its behavior is the opposite of a NOT gate. The main purpose of a buffer is to regenerate the input, usually using a strong high and a strong low. A buffer has one input and one output; its output always equals its input.

Domino Logic Buffer



Here we describe CMOS as by given below diagram which consist of cascading of CMOS inverter static stage.

During the precharge phase the output node of the dynamic CMOS stage is activated to a high logic level, and the output of the CMOs becomes 0. When the clock rises, there are two possibilities: 
The output node of the dynamic CMOS stage is either discharged to a low level through the nMOS circuitry or it remains high Consequently,   input voltages applied to the dynamic CMOS stage, it is not possible for the buffer output to make a I to transition during the evaluation phase.

NORA CMOS Logic (NP-Domino Logic):

 NORA or np-CMOS design style has been proposed as a race-free dynamic CMOS technique for pipelined circuits. NORA logic is constructed of cascaded nMOS and pMOS dy- namic logic networks that end on latches.

In domino logic, an inverter is required to connect, while NORA logic consist of alternating nMOS and pMOS stages . The precharge and evaluate timing of nMOS logic stage is accomplished by clock signal ‘ϕ’ while pMOS logic stages are controlled by ϕ ̅.

 Operation:-

  • When ϕ=0, the output nodes of nMOS logic blocks are precharge to VDD through pMOS precharge transistor, whereas the output nodes of pMOS logic blocks are pre-charged to 0V through the nMOS discharge transistor, driven by ϕ.
  • When ϕ=1, all cascaded nMOS and pMOS logic stages evaluate one after the other. 

 From these above circuits which we studied today we summarize that:

• Full complementary static logic is best option in the majority of CMOS circuits.

      •   Noise-immunity is not sensitive to kn/kp
      •  Does not involve precharge of nodes        
      •  Dissipate no DC power
      •  Layout can be automated
      •  Slower and higher dynamic power dissipation than alternatives
      •  No clock 
    • Pseudo-nMOS static logic finds widest utility in large fan-in NOR gates.
      • Require only N+1 transistors for N fan-n.
      • Faster and lower dynamic power dissipation than full CMOS
      • Noise immunity sensitive to kn/kp
      • Dissipate DC power when pulled down       
      • No clock
    • CMOS domino logic should be used for low-power, high speed applications.
      • Require only N+k transistors for N fan-in, size advantages of pseudo-nMOS.
      • Dissipate no DC power
      • Noise immunity is not sensitive to kn/kp
      • Use of clocks enables synchronous operation
      • Rely on storage on soft node
      • Some of the speed advantage over static gates is diminished by the required per-charge (pre-discharge) time.

Comments

Post a Comment

Popular posts from this blog

Synchronous Dynamic Circuit Techniques

-
Image
  Synchronous Dynamic Circuit Techniques: Dynamic Pass Transistor Circuits: -   The circuit consists of cascaded combinational logic which are interconnected through nMOS pass transistors. The operation of the circuit depends on charge storage in theinput capasitor.  and signal timing scheme is also called two-phase clocking. Two-Phase Clock Dynamic Shift Resistor: - A  dynamic shift register  circuit comprises an input terminal and an output terminal. It further comprises a first transfer gate circuit connected to the input terminal for receiving an input signal and transferring the input signal under the control of a first clock signal; an inverter circuit for inverting a level of an output signal of the first transfer gate circuit; a second transfer gate circuit connected to the inverter circuit for receiving an output signal of the inverter circuit and transferring the same under the control of a second clock signal which has a level opposite to ...
Read more

Basic Information on Dynamic Logic

-
Image
Dynamic Logic In integrated circuit design, dynamic logic (or sometimes clocked logic) is a design methodology in combinatory logic circuits, particularly those implemented in MOS technology. It is distinguished from the so-called static logic by exploiting temporary storage of information in stray and gate capacitances. Dynamic logic circuits offer several significant advantages over static logic circuits.The operation of all dynamic logic gates depends on temporary storage of charge in parasitic node capacitances, instead of relying on steady-state circuit behavior. Dynamic logic circuits require periodic clock signals in order to control charge refreshing.The capability of temporary storing a state, at a capacitive node allows us to implement very simple sequential circuits with memory functions.  Common clock signals synchronize the operation of various circuit blocks. Power consumption increases with the parasitic capacitances.Therefore dynamic circuit implementat...
Read more

Dynamic CMOS Transmission Gate Logic

-
Image
  Dynamic CMOS Transmission Gate Logic:   Each transmission gate is controlled by the clock signal and its complement. Therefore, the two-phase clocking need four clock signals. As in the nMOS structures, the CMOS dynamic circuit relies on charge storage in parasitic input capacitances during the inactive clock cycles. Dynamic CMOS Transmission Gate Logic-Shift Register:   A dynamic shift register  circuit is provided which comprises an input terminal; an output terminal;  first  transfer gate means connected to the input terminal for  receiving an input signal and transferring the input signal under the control  of a first clock signal.   The basic building block of the shift register consists of a CMOS inverter, which is  driven by a TG.CK=1 Vin is transferred onto the parasitic input capacitance CX. The low on  resistance of TG  results in: 1.      A smaller transfer time compared to nMOS...
Read more